

# **MASTER INTERNSHIP**

Department of Complex Systems Engineering

Location Toulouse, campus SUPAERO

Supervisor

Arnaud Dion

Mél.: <u>arnaud.dion@isae-supaero.fr</u>

# **INTERNSHIP DESCRIPTION**

Domain : DIGITAL ELECTRONIC

Title :

## DESIGN AND IMPLEMENTATION OF AN ETHERNET SWITCH IN A FPGA

# Context:

The department of complex system engineering of ISAE-SUPAERO is developing a new network aimed at ensuring reliability, low jitter and latencies, without the need for synchronization or complex network planning[1]. This network, called Factoring, is Time Sensitive Network compliant[2] at 1Gbit/s, based on an interface called T-Factoring or T for short, that allows any Ethernet-compliant equipment to exchange data via the network. Several articles and patents have already been filed for this project.

## **Objectives:**

The purpose of this internship is to design and implement a bridge, called a gateway, between 2 Factoring networks. This bridge will extend the Factoring base network to a more complex topology. A large part of the gateway functions already exist in the T. The first part of the internship will therefore consist of analyzing the existing code, and extracting the reusable functions.

## Tasks:

To successfully complete this project, the intern will have to, with the support of the project team, carry out the following tasks:

- Analysis of existing code
- Definition of an FPGA architecture to carry out the main functions:
  - Building the routing table
  - Sorting and forwarding Ethernet frames to the right destination
  - Reconfiguring the gateway when a failure is detected
- VHDL reuse and design (synthesizable code)
- Creation/modification of Test-Bench(s) for virtual verification
- Placement and routing on Xilinx FPGA target
- Validation of the FPGA on a model representative of the final product
- Writing a technical report.

### **References:**

[1] A. Mifdaoui, J. Lacan, A. Dion, F. Frances and P. Leroy, "FactoRing: Asynchronous TSNcompliant Network with low bounded Jitters for Industry 4.0," 2021 26th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA), Vasteras, Sweden, 2021, pp. 1-8, doi: 10.1109/ETFA45728.2021.9613631

[2] IEEE, "802.1Q - IEEE Standard for Local and Metropolitan Area Networks-Bridges and Bridged Networks" https://standards.ieee.org/standard/802 1Q-2018.html, 2018

Application: please send us by email a curriculum vitae. Application deadline: February 15th, 2024 Location: ISAE, Campus SUPAERO (Toulouse, France) Duration: 5 months, starting March or April, 2024

### APPLICANT PROFILE

Knowledge and required level: M2 level, knowledge on digital electronic, VHDL, computer programming